This HTML5 document contains 149 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dcthttp://purl.org/dc/terms/
dbohttp://dbpedia.org/ontology/
foafhttp://xmlns.com/foaf/0.1/
n8http://dbpedia.org/resource/Template:N/
dbthttp://dbpedia.org/resource/Template:
rdfshttp://www.w3.org/2000/01/rdf-schema#
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
owlhttp://www.w3.org/2002/07/owl#
n12http://en.wikipedia.org/wiki/
dbchttp://dbpedia.org/resource/Category:
dbphttp://dbpedia.org/property/
provhttp://www.w3.org/ns/prov#
xsdhhttp://www.w3.org/2001/XMLSchema#
dbrhttp://dbpedia.org/resource/

Statements

Subject Item
dbr:MIPS_architecture
rdf:type
owl:Thing dbo:InformationAppliance
rdfs:label
MIPS architecture
rdfs:comment
MIPS (Microprocessor without Interlocked Pipelined Stages) is a family of reduced instruction set computer (RISC) instruction set architectures (ISA) developed by MIPS Computer Systems, now MIPS Technologies, based in the United States. Computer architecture courses in universities and technical schools often study the MIPS architecture. The architecture greatly influenced later RISC architectures such as Alpha. In March 2021, MIPS announced that the development of the MIPS architecture had ended as the company is making the transition to RISC-V.
rdfs:seeAlso
dbr:MIPS_Technologies
dbp:wikiPageUsesTemplate
dbt:Infobox_CPU_architecture dbt:Authority_control dbt:Yes dbt:Short_description dbt:Reflist dbt:Start_date_and_age dbt:Wikibooks dbt:No n8:A dbt:Rp dbt:Expand_section dbt:Webarchive dbt:Anchor dbt:Use_mdy_dates dbt:Cite_book dbt:CPU_technologies dbt:See_also dbt:MIPS_microprocessors dbt:Update dbt:Commons_category dbt:Citation_needed dbt:RISC-based_processor_architectures
dct:subject
dbc:Instruction_set_architectures dbc:Computer-related_introductions_in_1985 dbc:Advanced_RISC_Computing dbc:MIPS_Technologies dbc:MIPS_architecture
prov:wasDerivedFrom
n12:MIPS_architecture?oldid=1073828231&ns=0
dbo:wikiPageID
20170
dbo:wikiPageLength
66922
dbo:wikiPageRevisionID
1073828231
dbo:wikiPageWikiLink
dbc:Computer-related_introductions_in_1985 dbr:UNIX_System_V dbr:Backward_compatibility dbr:Symmetric_multiprocessing dbr:DEC_Alpha dbr:Cavium dbr:Philips dbr:Endianness dbr:Predication_(computer_architecture) dbr:R8000 dbr:MIPS_Technologies dbr:MIPS_architecture_processors dbr:Workstation dbr:Ingenic_Semiconductor dbr:Digital_Equipment_Corporation dbr:R2000_(microprocessor) dbr:PlayStation_Portable dbr:R6000 dbr:DLX dbr:Microchip_Technology dbr:Router_(computing) dbr:X32_ABI dbr:Simics dbr:GNU_Compiler_Collection dbr:Morgan_Kaufmann_Publishers dbr:Emotion_Engine dbr:Video_game_console dbr:QEMU dbr:Single_instruction,_multiple_data dbr:PlayStation_technical_specifications dbr:R4200 dbr:NEC dbr:GXemul dbr:Application_binary_interface dbr:Pyramid_Technology dbr:Coprocessor dbr:Embedded_system dbr:Pipeline_(computing) dbr:MediaTek dbr:SPIM dbr:PlayStation_(console) dbr:64-bit_computing dbr:Multithreading_(computer_architecture) dbr:Supercomputer dbr:Loongson dbr:PlayStation_2 dbr:RISC-V dbr:Compressed_instruction_set dbr:R4000 dbr:Quantum_Effect_Devices dbr:Imperas dbr:RM7000 dbr:OVPsim dbr:Prpl_Foundation dbr:Residential_gateway dbr:Load–store_architecture dbr:RMI_Corporation dbr:List_of_MIPS_architecture_processors dbc:Advanced_RISC_Computing dbr:Tandem_Computers dbr:Siemens_Nixdorf_Informationssysteme dbr:Gemalto dbr:Cache_control_instruction dbr:PIC_microcontrollers dbr:Call_stack dbr:R5000 dbr:Advanced_Computing_Environment dbr:MacOS dbr:Quality_of_service dbr:Glossary_of_computer_hardware_terms dbc:MIPS_Technologies dbr:Digital_signal_processing dbc:MIPS_architecture dbr:SiCortex dbr:Smart_card dbr:Toshiba dbr:Cache_prefetching dbr:R4600 dbr:Synopsys dbr:Delay_slot dbr:Bipolar_Integrated_Technology dbr:Reduced_instruction_set_computer dbr:Daniel_W._Dobberpuhl dbr:Floating-point_unit dbr:Integrated_Device_Technology dbr:Bitwise_operation dbr:Personal_computer dbr:Instruction_set_architecture dbr:Addressing_mode dbc:Instruction_set_architectures dbr:Linux dbr:Floating-point_arithmetic dbr:TOP500 dbr:Server_(computing) dbr:Stack-based_memory_allocation dbr:Advanced_RISC_Computing dbr:Multiply–accumulate_operation dbr:MIPS-3D dbr:NXP_Semiconductors dbr:Computer_memory dbr:LSI_Corporation dbr:R10000 dbr:Nintendo_64 dbr:Sony dbr:Silicon_Graphics dbr:Computer_architecture dbr:Tetraphobia dbr:Broadcom_Corporation dbr:MDMX dbr:Return_statement dbr:Imagination_Technologies
dbo:abstract
MIPS (Microprocessor without Interlocked Pipelined Stages) is a family of reduced instruction set computer (RISC) instruction set architectures (ISA) developed by MIPS Computer Systems, now MIPS Technologies, based in the United States. There are multiple versions of MIPS: including MIPS I, II, III, IV, and V; as well as five releases of MIPS32/64 (for 32- and 64-bit implementations, respectively). The early MIPS architectures were 32-bit; 64-bit versions were developed later. As of April 2017, the current version of MIPS is MIPS32/64 Release 6. MIPS32/64 primarily differs from MIPS I–V by defining the privileged kernel mode System Control Coprocessor in addition to the user mode architecture. The MIPS architecture has several optional extensions. MIPS-3D which is a simple set of floating-point SIMD instructions dedicated to common 3D tasks, MDMX (MaDMaX) which is a more extensive integer SIMD instruction set using the 64-bit floating-point registers, MIPS16e which adds compression to the instruction stream to make programs take up less room, and MIPS MT, which adds multithreading capability. Computer architecture courses in universities and technical schools often study the MIPS architecture. The architecture greatly influenced later RISC architectures such as Alpha. In March 2021, MIPS announced that the development of the MIPS architecture had ended as the company is making the transition to RISC-V.
foaf:isPrimaryTopicOf
n12:MIPS_architecture