This HTML5 document contains 118 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dcthttp://purl.org/dc/terms/
yago-reshttp://yago-knowledge.org/resource/
n18http://dbpedia.org/resource/Galois/
dbohttp://dbpedia.org/ontology/
foafhttp://xmlns.com/foaf/0.1/
n14https://software.intel.com/en-us/articles/intel-advanced-encryption-standard-instructions-aes-ni/
dbthttp://dbpedia.org/resource/Template:
rdfshttp://www.w3.org/2000/01/rdf-schema#
n16https://software.intel.com/sites/default/files/article/165683/
freebasehttp://rdf.freebase.com/ns/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
owlhttp://www.w3.org/2002/07/owl#
n7http://en.wikipedia.org/wiki/
dbphttp://dbpedia.org/property/
dbchttp://dbpedia.org/resource/Category:
provhttp://www.w3.org/ns/prov#
xsdhhttp://www.w3.org/2001/XMLSchema#
goldhttp://purl.org/linguistics/gold/
dbrhttp://dbpedia.org/resource/

Statements

Subject Item
dbr:AES_instruction_set
rdf:type
dbo:Software
rdfs:label
AES instruction set
rdfs:comment
An Advanced Encryption Standard instruction set is now integrated into many processors. The purpose of the instruction set is to improve the speed and security of applications performing encryption and decryption using Advanced Encryption Standard (AES). They are often implemented as instructions implementing a single round of AES along with a special version for the last round which has a slightly different method. The side channel attack surface of AES is reduced when implemented in an instruction set, compared to when AES is implemented in software only.
owl:sameAs
freebase:m.064qms9 yago-res:AES_instruction_set
dbp:wikiPageUsesTemplate
dbt:Citation_needed dbt:Cryptography_block dbt:Better_source_needed dbt:Failed_verification dbt:Short_description dbt:Reflist dbt:Refn dbt:Intel_technology dbt:AMD_technology dbt:Multimedia_extensions
dct:subject
dbc:X86_architecture dbc:X86_instructions dbc:Advanced_Encryption_Standard dbc:Advanced_Micro_Devices_technologies
dbo:wikiPageExternalLink
n14: n16:aes-wp-2012-09-22-v01.pdf
gold:hypernym
dbr:Extension
prov:wasDerivedFrom
n7:AES_instruction_set?oldid=1064265422&ns=0
dbo:wikiPageID
23095336
dbo:wikiPageLength
21776
dbo:wikiPageRevisionID
1064265422
dbo:wikiPageWikiLink
dbr:Goldmont dbr:Skylake_(microarchitecture) dbr:VIA_Technologies dbr:Rockchip dbr:Advanced_Micro_Devices dbr:Broadwell_(microarchitecture) dbr:Whirlpool_(hash_function) dbr:Gulftown dbr:NonStop_(server_computers) dbr:Crypto_API_(Linux) dbr:Haswell_(microarchitecture) dbr:GnuTLS dbr:ESP32 dbr:VeraCrypt dbr:Google_Chrome dbr:Secure_Shell dbr:HotSpot_(virtual_machine) dbr:Power_ISA dbr:FMA_instruction_set dbr:VIA_PadLock dbr:Ivy_Bridge_(microarchitecture) dbr:Transport_Layer_Security dbc:Advanced_Encryption_Standard dbr:Excavator_(microarchitecture) dbr:Oracle_Solaris dbr:Steamroller_(microarchitecture) dbr:Side-channel_attack dbr:RISC-V dbr:NXP_Semiconductors dbr:OpenSSL dbr:Camellia_(cipher) dbr:Microsoft_CryptoAPI dbr:FreeBSD dbr:Affine_space dbr:Qualcomm dbr:Intel dbr:ARM_architecture_family dbr:Library_(computing) dbr:Geode_(processor) dbr:Go_(programming_language) dbr:FileVault dbr:Instruction_set_architecture dbr:Allwinner_Technology dbr:Westmere_(microarchitecture) dbr:Jaguar_(microarchitecture) dbr:Clarkdale_(microprocessor) dbr:Samsung dbr:Piledriver_(microarchitecture) dbr:Java_(programming_language) dbr:Microprocessor dbr:Bulldozer_(microarchitecture) dbr:AES_key_schedule dbr:Broadcom_Inc. dbr:Puma_(microarchitecture) dbc:Advanced_Micro_Devices_technologies dbr:Sandy_Bridge dbr:CLMUL_instruction_set dbr:Zen_(microarchitecture) dbr:Rijndael_MixColumns dbr:Rijndael_S-box dbc:X86_architecture dbc:X86_instructions dbr:SPARC_T3 dbr:Crypto++ dbr:BitLocker dbr:Virtual_tape_library dbr:Network_Security_Services dbr:SPARC_T4 dbr:MacOS dbr:SPARC_T5 dbr:Silvermont dbr:Advanced_Vector_Extensions dbr:VIA_C3 dbr:SPARC dbr:VIA_C7 dbr:Grøstl dbr:AVR_microcontrollers dbr:S-box dbr:NaCl_(software) dbr:Solaris_Cryptographic_Framework n18:Counter_Mode dbr:Pentium_4 dbr:X86 dbr:BIOS dbr:Arrandale dbr:Marvell_Kirkwood dbr:Cavium_Octeon_MIPS dbr:Advanced_Encryption_Standard dbr:SM4_(cipher) dbr:Firefox
dbo:abstract
An Advanced Encryption Standard instruction set is now integrated into many processors. The purpose of the instruction set is to improve the speed and security of applications performing encryption and decryption using Advanced Encryption Standard (AES). They are often implemented as instructions implementing a single round of AES along with a special version for the last round which has a slightly different method. The side channel attack surface of AES is reduced when implemented in an instruction set, compared to when AES is implemented in software only.
foaf:isPrimaryTopicOf
n7:AES_instruction_set